Verilog inter and intra statement delay

inter statement: Time difference between two statements from completion of one statement and the start of another statement.

intra statement: Time within a single statement. Time difference between the start of a statement and the execution of a specific operation within that statement.

§Delta simulation delay

It is a delay in simulation that models an execution that has no delay.